This article presents a novel compiler framework for CUDA code generation. The compiler structure is designed to support autotuning, which employs empirical techniques to evaluate a set of alternative mappings of computation kernels and select the mapping that obtains the best performance. This article introduces a Transformation Strategy Generator, a meta-optimizer that generates a set of transformation recipes, which are descriptions of the mapping of the sequential code to parallel CUDA code. These recipes comprise a search space of possible implementations. This system achieves performance comparable and sometimes better than manually tuned libraries and exceeds the performance of a state-of-the-art GPU compiler. 
INTRODUCTION
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To this end, this article 1 describes a novel compiler framework that eases a programmer's burden in developing highly tuned implementations for a GPU. The compiler is designed to support autotuning, which employs empirical techniques to evaluate a set of alternative mappings of computation kernels and select the mapping that obtains the best performance. Autotuning software has achieved high performance for self-tuning libraries [Bilmes et al. 1997; Frigo 1999; Vuduc et al. 2005a; Whaley and Petitet 2005; Püschel et al. 2005] , composing tuned applications from programmerspecified variants and parameters [Chung and Hollingsworth 2004; Ren et al. 2008; Ansel et al. 2009 ], and in compiler-directed autotuning [Chen et al. 2005a; Baskaran et al. 2008b; Pouchet et al. 2007 Pouchet et al. , 2008 where compiler algorithms select which variants and parameters to evaluate. Autotuning is particularly valuable when targeting GPUs given that the best solution is greatly affected by subtle changes in the problem description or the architecture; the ability to explore empirically different data placement and thread/block mapping strategies, along with other code generation decisions, facilitates finding a high-performance solution. The goal of building an autotuning compiler that can evaluate multiple code variants and systematically generate code motivated us to structure our compiler in a completely different way from traditional compilers. In this article, we describe this novel script-based compiler framework as applied to the problem of automatic parallelization from sequential loop nest computations expressed in C to CUDA programs. Loop nest computations can be translated to data-parallel constructs in Nvidia's CUDA programming extensions, which are well supported by the architecture [Kirk and Hwu 2010] . The system employs autotuning on the automatically generated CUDA programs to compare performance and select the best implementation for a candidate architecture.
Other programming systems for GPUs are largely designed to achieve performance gains while increasing productivity of average programmers (for example, Han and Abdelrahman [2009] , Lee et al. [2009] , and Catanzaro et al. [2011] ); our system in contrast is designed to increase productivity of developers seeking very high levels of performance and willing to expend extra programming effort and/or compile time to achieve it. Some other compiler-based solutions optimize explicitly parallel CUDA code [Ueng et al. 2008; Yang et al. 2010; Unkule et al. 2012] , but require that the initial CUDA kernel be properly parallelized to facilitate optimizations. Other automatic parallelization systems for GPUs use a fixed optimization strategy Leung et al. 2010; Amini et al. 2011 ], while our autotuning compiler can generate multiple code variants that can be evaluated empirically, leading to better performance. As compared to two prior GPU compiler efforts that make use of autotuning [Baskaran et al. 2008b; Cui et al. 2011] , our compiler explores a richer optimization search space that encompasses the best ideas in manual tuning [Volkov and Demmel 2008; Nath et al. 2010] , and can therefore find better optimized solutions.
The compiler framework is organized into several layers of abstraction. By design, a user of the system can operate at any of the layers, although in this article we focus on completely automatic generation of CUDA code from sequential C programs. We introduce in this article the highest layer, a Transformation Strategy Generator (TSG), which generates a set of transformation recipes ], Donadio et al.] . Each compact recipe represents a different optimization strategy and is parameterized so that optimization parameters can be adjusted during autotuning. The set of recipes comprises a search space of possible implementations that can be automatically generated. A thin middle layer called CUDA-CHiLL takes as input these GPU transformation recipes (as Lua scripts) and generates the commands for the next layer [Rudy et al. 2011] . At the lowest layer, a polyhedral loop transformation and code generation framework called CHiLL performs standard loop transformations (not GPU-specific) [Chen 2007; Chen et al. 2008; Tiwari et al. 2009] , and is accessed using a lower-level script.
The unique organization of our compiler facilitates achieving the high levels of performance we have demonstrated throughout our group's six-year history in building autotuning compiler technology, starting with a model-guided autotuning compiler algorithm targeting memory hierarchies [Chen et al. 2005a [Chen et al. , 2005b , multimedia extensions [Chen et al. 2007b] , and Chen's dissertation that introduced the CHiLL polyhedral transformation and code generation framework which underlies this work [Chen 2007 ]. More recently, we have worked closely with application developers to demonstrate performance improvements of production codes running on supercomputers [Chen et al. 2007a; Bailey et al. 2008; Shin et al. 2009 Shin et al. , 2010 Chame et al. 2011] and have integrated our compiler with Active Harmony, which employs parallel search to explore very large optimization search spaces during autotuning [Tiwari et al. 2009 . The article extends this work significantly, and makes several contributions.
-We describe a TSG algorithm, a meta-optimizer that generates a collection of transformation recipes, which are used to transform the sequential code into parallel CUDA code. TSG's optimization process is uniquely decomposed into phases (computation decomposition, data placement, code variant selection, and optimization parameter selection), exploring a rich but manageable optimization search space of high-performance solutions. -We demonstrate that our system organization facilitates performance portability across different execution contexts, yielding high performance on two very different GPU architecture generations, and across problem sizes and data types (e.g., single vs. double precision) by identifying different optimization parameters and sometimes different code variants. -We show that the overall compiler approach is powerful, yielding performance results comparable to and sometimes exceeding manually tuned libraries that are widely used as standard reference points for performance comparisons. The system obtains higher performance compared to a previous GPU compiler based on PLUTO, on average 1.48X and 1.33x faster for the C2050 and GTX-280, respectively, for the set of benchmarks from Baskaran et al. [2010] .
TRANSFORMATIONS AND CODE GENERATION
In this section we present the details of our compiler system organization and the GPU architectures. We describe how commonly used compiler transformations are adapted to generate CUDA code to direct both parallel computation partitioning and data partitioning, similar to other GPU automatic parallelization systems.
System Overview
The layers of the compiler framework are illustrated by Figure 1 . The system takes as input sequential C code representing a single function comprised of loop nests. The TSG, the focus of this article, analyzes this code to understand its data dependences and reuse, and emits a set of transformation recipes, which express an optimization strategy as a sequence of composable transformations [Donadio et al. 2005; Hall et al. 2009] . The TSG expresses these recipes at a high level using the commands in Table I . A compiler abstraction and code generation layer CUDA-CHiLL takes these high-level transformation specifications tailored to CUDA code generation and generates the specific set of compiler transformations that must be composed to produce the CUDA 
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code [Rudy et al. 2011] . The key commands in a CUDA-CHiLL recipe are summarized in Table I , with example scripts in Figures 2(b) and 2(d). CUDA-CHiLL is built upon an underlying polyhedral framework CHiLL [Chen 2007; Tiwari et al. 2009 ]. CHiLL supports composition of code transformations targeting complex loop nests. CHiLL operates most effectively on sequential code restricted to an affine domain, where loop bounds and subscript expressions are linear functions of the loop index variables. Compile-time unknown loop bounds are supported. Nonaffine references must be read-only. The CHiLL transformation algorithms will generate correct code when dependence conditions are satisfied. Such dependence information is kept updated during each step of the transformation process.
The output of the system is a set of code variants, with unbound parameter values that are executed in an autotuning phase to select the best-performing solution.
for (i = 0; i < n; i++) for (j = 0; j < n; j++) for (k = 0; k < n; k++) Additionally, this layered system exposes the optimization strategies of the compiler and facilitates savvy developers to intervene in optimization when the compiler-generated code falls short of performance goals. For example, a programmer can write their own CUDA-CHiLL scripts or insert lower-level CHiLL commands within the CUDA-CHiLL scripts if desired, or even add their own commands to CUDA-CHiLL. Table II describes key features of our two target architectures, the previous-generation Nvidia GeForce GTX-280, and the newer Nvidia Tesla C2050 Fermi. Both architectures are organized in a two-level parallelism hierarchy, with a number of streaming multiprocessors (SMs), each of which has a SIMD unit comprised of several cores. Reflecting this two-level hierarchy, a CUDA program describes a computation decomposition into a one-or two-dimensional space of thread blocks called a grid, where a block is mapped to one of the SMs. Each thread block defines a one-to three-dimensional space. A kernel thread program is executed for each point in the grid. Contiguous threads within a block run concurrently on the same SM in batches, called warps. Synchronization between threads in an SM is supported by a barrier; synchronization between threads mapped to different SMs can be costly and typically relies on atomic operations or a return to the host processor.
GPU Architecture Features and CUDA
The GPUs have a heterogeneous, and mostly software-controlled, memory hierarchy. GTX-280 and C2050 both have a global memory that can be accessed by all cores on the device. Each SM has a large register file, larger in C2050, and a shared memory that can be freely accessed by all threads in a block mapped to that SM. Shared memory and registers have comparable latencies. Read-only constant and texture data in global memory are cached for low-latency average access time. A data cache for global memory accesses is available on the C2050. On the GTX-280, the bulk of global memory accesses are typically not cached, with latencies of hundreds of cycles.
The fundamental execution model, memory structures, and processor organization are similar for these two GPU devices, there are a few key differences that affect optimization. In addition to the presence of a data cache in the C2050, the balance of the architectures is different. SMs in a C2050 have four times more cores than in the GTX-280, which suggests that the number of threads per block should perhaps be larger. The GTX-280, inspite of its fewer overall number of cores, has a larger number of SMs, suggesting more blocks would be desirable. The configurable shared memory on the C2050 can be up to 3 times larger than the shared memory on the GTX-280, which is consistent with being able to support more threads per block. However, if the C2050 employs more threads per block, then the number of registers used per thread may need to be reduced. These architectural differences suggest that the optimization trade-offs may lead to very different implementations for the same code targeting the two platforms.
Optimizations for GPUs
We now describe how loop nest computations are mapped to the GPU architectures. We focus on computation partitioning and memory hierarchy optimizations, using a set of optimizations commonly found in GPU compilers [Leung et al. 2010; Baskaran et al. 2008a Baskaran et al. , 2010 Cui et al. 2011] . Memory hierarchy optimizations include both improving data locality through careful data placement in the memory hierarchy and maximizing memory bandwidth. Data placement considers registers, shared memory, texture and constant memory, or leaving the data in global memory. The bandwidth optimizations involve selecting computation partitions that maximize parallelism of memory accesses.
Parallel Computation Partitioning Using Tiling.
A GPU is a tiled architecture, with each streaming multiprocessor (SM) representing a separate tile with its own private memory. Parallel code should be partitioned across SMs so that each thread operates on mostly independent, localized data. Subdividing the iteration space of a loop into blocks or tiles with a fixed maximum size has been widely used when constructing parallel computations [Irigoin and Triolet 1988; Wolfe 1989; Kennedy and McKinley 1992] . The shape and size of the tile can be chosen to take advantage of the target parallel hardware and memory architecture, maximizing reuse while maintaining a data footprint that meets memory capacity constraints and other optimization criteria. Tiling involves deconstructing an iteration space into a control loop and tile loop. Given an iteration space of size N and a tile size of T X the tile loop will iterate over a maximum space defined by the tile size (T X), while the control loop then has N/T X steps (when T X divides N evenly).
After tiling, the cudaize command specifies the name of the generated kernel function, the mapping of one or two loop levels to block indices in the grid dimension, and the mapping of up to three loops to thread indices. The effect of the cudaize call on the generated code is to allocate storage and marshall inputs for the CUDA kernel, and select the loops from the transformed loop nest that will be mapped to grid and thread dimensions. These tile controlling loops are effectively removed from the code. Example code generated by this process can be found in Figure 2 .
Memory Hierarchy Optimization Using Data
Copy. In addition to its role in parallel code generation, tiling also reorganizes computation within thread programs so that its data footprint fits within a specific level of the memory hierarchy. Data destined for shared memory must be explicitly copied to/from the device global memory. Similarly, data locally declared within a thread program will usually be placed in registers by the nvcc backend compiler, but such data may require explicit copies to/from global or shared memory. Therefore, we couple tiling with explicit copying of data and associated synchronization to perform the data staging into shared memory or registers.
When managing registers, we must also explicitly unroll the tiled loops so that accesses to local array data will have constant indices that can be mapped to specific registers. CHiLL supports loop unrolling through a combination of iteration space transformations and statement rewriting in the polyhedral representation.
To support CUDA code generation, we augment the data copy algorithm based on polyhedral scanning [Chen 2007 ] with a new capability that supports parallel code generation and GPU-specific memory structures. When copying into shared memory, the copy must be properly synchronized to avoid race conditions with other threads. Further, a copy into registers copies a data footprint that is private to individual threads. These datacopy transformations ensure correctness by understanding the data dependences between loop statements, deriving conservative data footprints automatically.
2.3.3. Memory Bandwidth Optimizations. As will be discussed in the next two sections, the compiler primarily optimizes bandwidth by selecting computation partitions that: (1) enable the memory controller to coalesce multiple memory references across threads into a single transfer, by creating spatial reuse across threads; and (2) parallelize shared memory accesses so that each consecutive thread accesses a different bank in shared memory, accompanied by data padding as needed to avoid or reduce bank conflicts. In addition, the compiler: (3) uses texture memory accesses in parallel with other global memory accesses. This third bandwidth optimization is not included in other GPU compilers.
UNDERSTANDING THE OPTIMIZATION SEARCH SPACE
The compiler's structure facilitates exploring a rich search space that subsumes that of previous GPU compilers [Baskaran et al. 2008a Leung et al. 2010; Cui et al. 2011] . To create a manageable search space, we employ compiler heuristics to focus on candidate implementations that are likely to yield high performance. This section articulates the optimization search space, and can also serve as a roadmap for the next section where the algorithms are presented in detail. We explain the search space in the context of a specific highly tuned library function for matrix multiply, SGEMM, and DGEMM, for single or double precision, respectively. Because the compiler can explore multiple optimization strategies, insights from the experiences of manually tuning this code were integrated into our compiler implementation [Volkov and Demmel 2008; Nath et al. 2010] .
Defining the Search Space
To manage complexity, we decompose the optimization decisions into three categories, each of which is evaluated in separate phases of the algorithm in the next section.
(1) Computation Partition: Identify structure of blocks and threads, realized using permute and tile transformations (Section 4.1 and Figure 4) . (c) Number of elements per thread to place in shared memory or registers at a time (may require additional tiling).
Solution Comparison across Execution Contexts: Matrix Multiply
To illustrate important differences in the search space explored by our compiler, we use the examples in Figure 2 , the code generated by our tool for matrix multiply for the two architectures, starting from the sequential code in Figure 2 (a). We first consider the automatically generated transformation recipe and the generated code in Figures 2(b) and (d) for the GTX-280 and for C2050, respectively.
Computation Partition. In both examples (Figures 2(b) and (d))
, loops i and j are selected for block loops, as they carry no dependences, and having two block dimensions matches the 2-dimensional array accesses in the computation. Matching the dimensionality of the largest-dimensioned data structure to the dimensionality of threads and blocks is a heuristic in our system which prunes many alternative strategies, and is consistent with other compilers and manually written code. The computation partition for the GTX-280 versions results from tiling the tile controlling loop for i further to create two dimensions of threads, while maintaining a per-thread, partial column (block) data partitioning for output c, and a column and row partition for inputs a and b, respectively. In contrast, for the C2050, at lines 3 and 4 of the script we tile both i and j loops to create threads (and also impact data footprint as described below). This results in a per-thread data layout for c that is two dimensional. To achieve global memory coalescing on accesses to this two-dimensional object, we permute the tile controlling and tile loops for j (see line 4 Figure 2(d) ). This gives us a two-dimensional cyclic partition for c. The 2D cyclic partition of c subtly impacts the order in which c is accessed from the global memory, which in turn may affect bank conflicts in global memory [Yang et al. 2010] and smooths out the performance for different problem sizes [Nath et al. 2010] .
3.2.2. Data Placement. In both versions at line 2, the script tiles the k loop to be placed outside the potential thread loops, both for exploiting reuse of c in registers at thread level and b in shared memory inside the block. The subsequent copy at lines 7 and 10 of Figure 2 (b) needs to identify the footprint of c to be placed in registers, and this corresponds to the data accessed within the thread program which will arise from loop i. Array b is targeted for shared memory in both versions because it carries reuse and requires shared memory to support coalesced access. Also, one or two of the inputs (depending on problem size) is assigned to the texture memory to further accelerate loading data into shared memory.
Optimization Parameters and
Comparison with Manually Tuned Versions. The "cudaize" command in both scripts triggers CUDA code generation; it appears at this point in the script because prior statements set up the computation partitioning and loop structure, and subsequent statements refer to transformations that occur inside the kernel program (unrolling). The result of Figure 2 (b) closely matches the SGEMM code in Volkov and Demmel [2008] except for a different parallel mapping scheme for the shared memory copy code, and the use of texture memory loads for b. The C2050 version varies only slightly. In addition to the differences in data distribution, the chosen recipe puts both inputs into shared memory, given the larger shared memory size available on the C2050, favoring the larger SM over L1 cache. The resulting code in Figure 2 (e) is similar to that of the MAGMA library [Nath et al. 2010 ], but we do not perform a "prefetch" of input data into dummy variables to hide the latency of memory accesses, and for larger matrix sizes (> 1k), we only access b through texture memory. The SP (SGEMM) code, not shown in Figure 2 , uses much larger tiles on the C2050 than the GTX-280 (TX=TY=96 on C2050 and TX=64,TY=16 on GTX-280); by doing so, we can control the data footprint as well as the computational decomposition suitable for the architecture. Note that similar scripts generate significant differences in code.
TRANSFORMATION STRATEGY GENERATOR
The Transformation Strategy Generator (TSG), an automated meta-optimization algorithm, is depicted in Figure 3 . The TSG algorithm proceeds in four phases to derive the collection of transformation recipes associated with each code: (I) an analysis of computation partitioning strategies, which considers dependences, memory coalescing, and data reuse; (II) an analysis of data placement, which considers data reuse, sharing patterns, and memory coalescing; (III) recipe generation with symbolic optimization parameters by combining parallelization decisions and data placement decisions from I and II; and (IV) autotuning for optimization parameters and code variant selection. Throughout this section we refer to a master recipe that concisely represents the search space of possible code variants.
Phase I: Computation Partitioning Analysis
The algorithm in Figure 4 uncovers the possible parallelizations for a given computation, which may be further constrained once memory hierarchy optimizations are applied in phase II. The output of this first phase, as described in Figure 4 , is a set of computation partitioning variants v ∈ V , each containing candidate loops for GPU blocks (v.BX, v.BY) and threads (v.TX, v.TY and v.TZ) , and a loop order (v.Order) that moves these parallel loops to outermost levels such that block loops precede thread loops and according to the x,y or x,y,z dimension sequencing. Supporting algorithms in Figure 5 collect the tile and permute transformations required to produce variants that represent different block and thread decompositions. Using constant memory may impact computation partitioning and loop order by requiring an additional level of tiling in the host code, so we also consider variants that place data into constant memory during this phase.
Phase II: Data Placement Analysis
The second phase examines each data structure in the computation and identifies candidates for mapping to different levels of the memory hierarchy (other than constant memory). The algorithm shown in Figure 6 takes as input the master recipe from phase I with parallelization decisions. Data placement decisions are made for each possible parallelization strategy. These candidates are determined based on the heuristics from Section 3.1, and the capacity limitations from Table II . Shared memory supports data locality across threads, while registers support data locality within threads; tiling may be required to fit within limited capacity of each. Texture memory with its dedicated access channel to global memory is suited for accessing read-only data structures, increasing the available bandwidth for accessing global memory. From the previous subsection, constant memory is most beneficial for read-only data structures less than 64K in size or else additional tiling in the host is required. The algorithm marks which data structures can be destined for which level of the memory hierarchy and marks loops for tiling, but defers any associated tiling or permutation until the code generation phase once all decisions can be composed into a transformation recipe.
Phase III: Generating Autotuning Variants
The algorithm in Figure 7 generates CUDA-CHiLL recipes from all unique combinations of decisions prescribed in the master recipe. The algorithm emits the commands in Table I .
If all possible variants were generated, and evaluated with all possible parameter values, the search space would still be prohibitively large, as will be discussed in the next section. Therefore, at this step, once the set of variants has been generated, we perform a preliminary pruning to rule out some of the data placement decisions. This pruning can be thought of as treating the data placement decisions and optimization parameter values as independent tuning phases. Using default optimization parameter values, we evaluate the set of variants. For each possible parallelization strategy, we use empirical measurement of the associated variants to determine the best-performing data placement strategy and rule out other data placement strategies.
We validated this pruning strategy of holding the optimization parameters fixed for data placement decisions by doing an exhaustive search of parameters and data placement for five of the benchmarks in the next section: MM, MT, TMV, CP, MPEG, and NBODY, and achieved the same final result as compared to exhaustive search in all cases. For remaining benchmarks, this comparison is not feasible because the search space size or compilation time would be prohibitive (MRIQ and MRIFH). We found that, while the performance varies with different parameter values, the relative differences between implementations leads us to the right data placement decisions. Number of threads per block in x dimension. The scheduling unit on a GPU is a warp of 32 threads. Of particular importance are the number of threads in the x dimension for global memory coalescing. Thus the algorithm to govern the number of threads per block should be the warp size and its multiples. Also, the number of threads in a block has an upper bound defined by the architecture.
Phase IV: Autotuning Optimization Parameter Values
Number of blocks. The algorithm takes into account a dataset size (or a range) to determine whether a particular tile size, representing blocks, leads to a computation partition where a significant fraction of the resources are idle. This algorithm was derived from empirical analysis using a much larger set of tile size candidates, and prunes away sizes that lead to idle resources.
Tile sizes used for data staging. When tiling is used to stage data into shared memory or registers, the maximum tile size is limited by shared memory or register capacity constraints, respectively. The footprint of data accessed by a thread block cannot exceed the size of shared memory, which is quite small as shown in Table II . 
PERFORMANCE ANALYSIS
This section presents a detailed performance analysis resulting from applying the previously described compilation system to the a set of benchmarks in Table III . These results show the effectiveness of our system, along with the size of the optimization search space and the contributions of individual optimizations. As our goal is to closely approach the performance of manually tuned code, the first set of benchmarks in Table III are manually tuned dense linear algebra functions from the CUBLAS library. Another important demonstration is that the compiler organization achieves performance results beyond state-of-the-art compiler technology using a fixed optimization strategy. For this purpose, the second set of benchmarks in Table III are from Baskaran et al. [2010] and allow us to directly compare with a GPU compiler based on PLUTO, which previously had performed the most extensive study of automatic parallelization for GPUs on general-purpose codes to date. As is common in the GPU community, our measurements show GFlops rates, which are an absolute measure of raw performance.
To show the performance portability of our optimization strategy, we generate highlytuned code for the very different GTX-280 and C2050, described in Table II . For all measurements, each version of the generated code and the CUBLAS library was run 10 times, and we used the mean of those run times, recorded using CUDA events 2 . Performance results were reasonably stable, with a standard deviation of less than 0.1msec for execution times in the tens of milliseconds. Table IV shows the effectiveness of compiler heuristics on pruning a potentially huge space of solutions. The first column shows the number of possible input loop orders that must be considered during computation partitioning. The next two columns show that dependences and memory coalescing heuristics help prune these input loop orders according to Phase I of the algorithm, shown in Figure 4 ; the result is the remaining loop orders to be considered, shown in the fourth column. These variations along with loop mapping options for block and thread decompositions (shown in the column labeled Decomp map), limit the search space to no more than five different computation partitioning variants, shown in the last column. Similarly, the data placement decisions are made for all the data structures of the computations, explained in Phase II of the algorithm, shown in Figure 6 . If we consider all combinations of computation partitioning and data placement decisions, we may still end up with a prohibitively large search space to explore, as shown by the numbers in the very first column for the Autotuning Phase in Table IV . By holding the optimization parameters fixed during Phase III of the algorithm (Figure 7) , the variants represent the set to be autotuned for computation partitioning and data placement decisions. Once the best computation partitioning and data placement strategy is discovered, we tune the optimization parameter values. This phase constrains the possible values for optimization parameters through hardware limitations such as maximum number of threads or blocks, warpsize, and size of shared memory or register file. For the set of benchmarks evaluated in this article, the maximum number of unique parameter values considered is 64. Overall, the system evaluates a maximum of 335 transformation recipes, across all the benchmarks. Almost 97% of the data placement and optimization parameter search space never gets evaluated. 
Size of Optimization Search Space

Performance Comparison with Manually Tuned BLAS
We compare against the CUBLAS 3.2 library, and for the C2050 we also compare against MAGMA 0.2 for DGEMM over a range of square matrix sizes from 1K to 8K elements. Figure 9 (a) shows SGEMM, which achieves the highest level of performance (up to 592 GFlops) for the compiler-generated code because it has the most computation. The compiler-generated code performs almost at the same level as the manually tuned CUBLAS 3.2, coming within 2% of CUBLAS 3.2 on the GTX-280 and within 8% on the C2050. MAGMA performance lies somewhere in between the two, but all are close. However, results from an experiment on Tesla C2050, presented in Figure 9 (g), show
that the compiler-generated code consistently performs better than CUBLAS 3.2 for smaller matrices (up to 1K). In addition to matrix multiply, we also include SP and DP results for matrix-vector multiplication (MV), and transposed matrix-vector multiplication (TMV), and compare against CUBLAS 3.2. For MV in Figures 9(c) and (d) , the compiler-generated code outperforms CUBLAS 3.2 on both architectures on almost all the points, by as much as 1.84x on the C2050 and 1.22x on GTX-280. It is interesting that the raw performance for larger dataset sizes is actually better on the less powerful GTX-280. We suspect this reflects a less efficient use of the available memory bandwidth on the C2050. The compiler uses a similar computation partitioning and data placement strategy for the two architectures, but very different numbers of threads per block depending on problem size, 64-128 for the GTX-280 (64-128 range) and larger for C2050 (128-384).
Results for TMV are shown in Figure 9 (e) and (f). As compared to MV, even though there is no data reuse, the compiler loads the transposed input matrix into shared memory in coalesced order, and then different threads access the data. We use constant memory for the input vector, and it improves performance for all but one problem size (8K) on the GTX-280 and for a single problem size (6K) on the C2050, in our SP experiments. DP results also follow the same trend, but time out on the GTX-280 for larger problem sizes due to its weaker double-precision support. On the GTX-280, which has no L1 cache and a smaller shared memory, SP versions always perform within 5% of CUBLAS, with a maximum speedup of 1.53x. Our DP code achieves 1.90x speedup over CUBLAS. For the C2050, the code outperforms CUBLAS significantly, up to 1.90x for both SP and DP code.
Within the limits of dataset sizes that fit on a single GPU and for sufficiently large dataset sizes to occupy the machine, this set of experiments shows that performance is robust across changes in dataset sizes and architectures; as dataset size increases the code is able to maintain its performance levels. As we move to the C2050, which has more cores, performance improves.
Performance Comparison with State-of-the-Art GPU Compiler
We applied our system to a set of optimized benchmarks generated by a state-of-the-art compiler presented in Baskaran et al. [2010] . To derive timings, compute GFlops, and compare with the benchmarks, we used the test harness provided with the benchmarks. Figure 10 shows the speedups we achieve over the Baskaran et al. [2010] benchmarks (y-axis), on the C2050 and GTX-280 GPUs; each bar represents a benchmark. (In the remainder of this section, we refer to this compiler as PLUTO, although these benchmarks were specifically produced from an extension of PLUTO for GPUs.) Performance in GFlops for each kernel is shown at the top of each bar. Overall, our system achieves an average speedup of 1.48X and 1.33X for the C2050 and GTX-280, respectively.
The CP benchmark shows the highest performance (332 GFlops) and speedup (2.03X) over PLUTO. Our system selects 32x16 blocks and 16x16 threads, and full unrolls the innermost computation loop of 256 iterations, while PLUTO uses 32x32 blocks, 16x16 threads, and less work per thread, along with an unroll factor of 16 (using an unroll pragma). A similar strategy achieves performance of over 265 GFlops on the GTX-280.
For the two MRI kernels, MRIQ and MRI-FH, we were able to find better performing solutions by using half as many threads per block as the PLUTO-generated code. In addition, in MRIQ, data placement in shared memory for the key data structure kV als was also different from the PLUTO-generated code. The code for MRIQ is also highlighted in Chapter 8 of Kirk and Hwu [2010] . In Kirk and Hwu [2010] and IMPACT [2007] , a different strategy is used for kV als that tiles in the host code and places tiles of kV als in constant memory, as is done in the PLUTO benchmark. The PLUTO and hand-coded PARBOIL benchmarks MRIQ and MRI-FH perform comparably to each other; and our compiler achieves a speedup of 1.13X on the C2050 and matches their performance on the GTX-280.
In the NBody kernel, the major differences from the PLUTO strategy are fewer threads per block and unrolling of the innermost computation loop with a factor of 128 compared to PLUTO's factor of 16 unrolling. Our system achieves a 1.81X and 1.28X improvement on the C2050 and GTX-280, respectively. For MPEG4, a multimedia kernel, the computation partitioning and data placement strategy is similar across our compiler and PLUTO, but we use 256x256 blocks as compared to 8x4 blocks in PLUTO. The number of threads per block is the same, but our solution performs far less work per thread, and allows the system to co-schedule multiple blocks on the same multiprocessor. We achieve a 1.26x speedup on C2050 and 1.77x on GTX-280 as compared to PLUTO.
Impact of Memory Hierarchy Optimizations
The code targeting the two architectures shares some similarities, and uses all the various levels of the memory hierarchy. Nevertheless, the impact of the optimizations varies across architectures, applications, and dataset sizes. Specific optimizations have more impact depending on the architecture and the nature of the problem. To illustrate this point, Table V compares with the best solutions in this study for a particular problem size to isolate effects of specific optimizations. In this table, we capture the performance difference from the best-performing baseline, and one with one optimization turned off. Its worthwhile to note that combining all the optimizations may not yield the best performance in some kernels. That is why some optimization columns are displaying zero effect on the performance.
Overall, we observe that the most significant loss of performance results from either disabling unroll-and-jam or copying to registers.These optimizations work together to manage the register file and improve instruction-level parallelism. For several of the programs, small 2D arrays are accessed from registers and unrolling simplifies access expressions so that the arrays are mapped to registers by the backend compiler.
Copying data to shared memory generally improves performance on both architectures, more significantly on the GTX-280, possibly due to the absence of a data cache as compared to the C2050. TMV and MM use shared memory to copy an input matrix into shared memory in coalesced order that is stored in global memory in a different order, which has a huge impact on performance. Texture memory proves useful only for the various versions of MM. The gain comes from increased bandwidth to global memory by using the dedicated texture fetch hardware. Texture memory benefits a few other programs, but these same programs improve further by using constant memory. Constant memory on the other hand improves performance in kernels where we are able to put one or more of the appropriately sized inputs in the constant memory (MV,TMV and MRIFH) that is accessed in the same order across all the threads. Using constant memory eliminates the overhead of shared memory copy and potentially frees up shared memory for shared data in some kernels.
An interesting observation in the table is the absence of all major optimizations in the solution of MRI-FH. Given the number of data structures and their respective sizes, the best performance is achieved by using constant memory for smaller-sized data structures and accessing the larger data structures through global memory in coalesced order.
RELATED WORK
Several programming systems for GPUs have been introduced to achieve performance gains while increasing productivity of average programmers. Lee et al. [2009] generate CUDA code from sequential C code with extended OpenMP annotations. hiCUDA [Han and Abdelrahman 2009 ] is a pragma-based language that translates sequential C code to CUDA code. Copperhead is a high-level data-parallel language embedded in Python that generates CUDA [Catanzaro et al. 2011] . These approaches all suffer from limitations in what can be expressed, and therefore impede the compiler from having the flexibility to derive the best implementation. For example, hiCUDA code must be explicitly tiled by the programmer, and the pragma must describe the exact footprint for the data to be copied into shared memory.
A few compilers take CUDA programs as input, and produce optimized CUDA as output. CUDA-lite [Ueng et al. 2008 ] relies on annotations to instruct the compiler how to improve the coalescing of global memory accesses and bandwidth to global memory. Yang et al. [2010] can optimize a naive CUDA kernel with thread remapping and data copy optimizations. Thread remapping merges neighboring threads or thread blocks, which can be viewed as a bottom-up version of tiling. Their compiler achieves impressive performance though it still requires the input CUDA kernel to be properly parallelized. In Unkule et al. [2012] , additional optimizations on CUDA code to 
manipulate thread granularity and improve register utilization are described, but the effectiveness of these optimizations may also be impacted by the initial parallelization specification.
Compilers based on a polyhedral framework have been proposed to transform sequential codes into optimized CUDA codes, including our work. Table VI summarizes features of these automatic parallelization systems targeting GPUs. Our compiler is the only one that can utilize the full memory hierarchy including texture and constant memory. With multiple code variant generation and direct support for parameter tuning, we have achieved very high performance, close or in some cases faster than manual tuning. We are also the first to report results on double-precision floating-point BLAS kernels. In the following, we summarize each of the compilers in Table VI and describe the code generation algorithm it uses. R-Stream [Leung et al. 2010 ] applies a fixed sequence of optimizations that are determined through a machine model. The approach of R-Stream represents a more traditional compiler where optimization is completely hidden by the compiler implementation, and autotuning is replaced with compiler models. While compilation is faster and the compiler is easier to use, the complexity of modeling modern architectures can lead to lower-performing generated code. The R-Stream compiler does not perform autotuning, nor does it utilize constant or texture memory. Some optimizations such as unrolling and privatization have to be applied after the code is lowered to the intermediate representation, whereas our system integrates these optimizations within the polyhedral framework. These limitations may partially explain why R-Stream's reported performance results fall far short of those presented in this article.
Various aspects of PLUTO to support C to CUDA transformation, are described in Baskaran et al. [2008a Baskaran et al. [ , 2008b Baskaran et al. [ , 2010 : individual algorithms such as finding parallel loops for two levels of parallelism with regard to global memory coalescing, finding data footprint size for shared memory copy and finding padding factors to avoid shared memory conflicts. In Baskaran et al. [2008b] , the autotuning portion and some of the code generation steps are performed outside the polyhedral compiler, which could limit the robustness and effectiveness of the solution. Autotuning is used in a limited way to generate multiple computation partitions arising from global memory coalescing, vary data placement in shared memory, and test a small number of parameter values, but in the later PLUTO paper ] parameter values and optimization strategies are fixed. Further, it is not shown how close their performance is compared to state-of-the-art manual optimization.
The closest work to ours is a script-controlled compilation framework by Cui et al. [2011] , designed specifically for generating BLAS kernels. The system takes the script, a predefined optimization scheme, and a data layout plan for matrices, as input to represent a complete optimization strategy. Complementary additional features of the compiler include transposed copy to global memory and padding of triangular matrices. The results reported in their paper are comparable to CUBLAS 3.2 (single precision only). As compared to our results, they use the identical optimization strategy for both the GTX-285 and C2050 for single-precision matrix-matrix multiply, while our experience and the experience of the MAGMA library developers [Nath et al. 2010 ] is that a different strategy is needed for C2050 (different computation partitioning, use of texture memory and additional optimizations). Data layout, mapping variants, and optimization strategies appear to try all valid possibilities among a (potentially large) enumerated set. The algorithm to generate optimization strategies, the number of variants generated, and strategies to prune variants are not described in detail in the paper. The compiler does not make use of constant or texture memory, and it is not clear how their approach can be expanded beyond BLAS kernels to more general application codes.
Par4All is also an automatic parallelization system that generates CUDA from sequential specification [Amini et al. 2011] . It implements a number of the same loop transformations, and relies on static analyses using abstract interpretation in polyhedral relational abstract domains. It does not employ autotuning. Rather, its focus is on automating and easing the migration of an existing code base to multi-core and many-core architectures. A complementary optimization in Amini et al. [2011] avoids copying temporary data between host and GPU.
Autotuning systems include self-tuning library generators such as ATLAS [Whaley et al. 2001; Whaley and Petitet 2005] , PHiPAC [Bilmes et al. 1997] , OSKI [Vuduc et al. 2005b] , and SPIRAL [Püschel et al. 2005] . There are also other compiler autotuners that automatically generate and search a set of alternative implementations of a computation [Baskaran et al. 2008b; Pouchet et al. 2007 Pouchet et al. , 2008 Girbal et al. 2006] . POET employs transformation scripts for autotuning, but does not use a polyhedral framework and does not target GPUs [Yi 2011 ]. Application-level autotuners use empirical search across parameter values and variants suggested by the application programmer [Chung and Hollingsworth 2004; Ren et al. 2008; Ansel et al. 2009] .
A particular concern with autotuning is the size of the search space that must be evaluated. A significant body of research employs machine learning or heuristic search techniques in compilers to navigate complex search spaces and reduce the number of points to be evaluated (for example, Nisbet [1998] , Barreteau et al. [1999] , Stephenson et al. [2003] , Agakov et al. [2006] , Park et al. [2011] , Cooper et al. [1999] ). In our own prior work, we have used parallel rank order search for this purpose [Tiwari et al. 2009] . In this article, we have used a different approach in which models and heuristics prune the search space to just tens to hundreds of points. With such a small search space, our view is that it is more appropriate to search using empirical methods rather than using the complex (and sometimes fragile) machinery of machine learning, consistent with our own prior work and others [Chen et al. 2005a; Yotov et al. 2005; Qasem and Kennedy 2006] . With proper design, a priori pruning from programmer or compiler developer in combination with learning or heuristic search could combine the advantages of both techniques, an area of interest for us in future work.
SUMMARY AND CONCLUSION
This article described a compilation system organized around the concepts of transformation recipes and autotuning which automatically maps a sequential loop nest computation to an equivalent high-performance CUDA implementation for a GPU. Overall this article makes a case for autotuning compiler technology as a productivity enhancement for developing high-performance CUDA code for loop nest computations, and porting code from one platform to the next generation. The results show that our system is able to achieve performance comparable and sometimes better than manually tuned code and outperforms a state-of-the-art GPU compiler.
